Welcome to WordPress. This is your first post. Edit or delete it, then start writing!
Cutting-edge Hyper-Scale AI Acceleration
Eco-Friendly ASICs Transforming the Cloud
info@soteria-sys.com
Cutting-edge Hyper-Scale AI Acceleration
Eco-Friendly ASICs Transforming the Cloud
info@soteria-sys.com
8th Floor, JLK Tower, Yeoksam-dong 678-29, Gangnam-gu, Seoul, South Korea
1290 Reamwoo Ave., Sunnyvale, CA 94089, USA
b. Algorithm and gate-level optimization of critical operators ex) 4NM FinFET optimization Self-Shut-Off Pulsed Latches
c. PPAC(Power, Performance, Area, Cost) PE core enhancement and full chip layout for optimization
– Chip-level & Package-level SI/PI simulations.
– Collaborate with external SI/PI service providers
– Master’s degree or higher in EE
– Deep understanding of the theory of signal transmission and electromagnetic.
– Ability to work effectively in a production environment and deliver working solutions.
– Familiarity with IBIS AMI specification, model generation and simulation in commercial EDA tools such as Hspice and ADS.
– Implement the physical design (RTL2GDS, CDL2GDS) to achieve the best PPA.
– Support DSPs and/or contractors to do their best within the target TAT.
– Suggest architectural changes to improve the final QoR.
– Bachelor’s degree in Electrical Engineering or equivalent practical experience.
– 3 years of experience with EDA tool workflows in a semiconductor environment.
– Experience in scripting (e.g., Python, Tcl, Skill) for workflow automation and data visualization.
– Synthesis, STA, Simulation.
– Floorplan/Power planning, P&R, PV.
– CTS.
– V-XL/MXL P&R.
– Calibre LVS/DRC, StarRC.
– EM, PERC.
– Close external technology exchange with Samsung and DSP.
– Establishment of strategies and plans related to domestic semiconductor support projects.
– Visualize and document technology development reports.
– Understand market trends and proceed with internal reflection process.
– Responding to overseas customers and managing customers.
– Marketing Performance Indicators Management.
– General Import and export business.
– Co-work closely with cross-functional teams for integrating SoC.
– Co-work and communicate with DSP for SoC implementation.
– Co-work for performing silicon bring-up and debug.
– Experience on multiple core CPU sub-system.
– Experience with various peripherals such as UART, SPI, I2C, I2S, GPIO and so on.
– Design and implementation of front-end architectures, including DC and STA.
– RTL design and verification using Verilog and VHDL.
– FPGA prototype development for AI accelerators.
– Performance analysis and power efficiency optimization.
– Integrated design and optimization of software and hardware components.
– Chip architecture design and logic verification.
– Collaboration with cross-functional teams to ensure seamless integration of designs.
– In-depth analysis and enhancement of data center and cloud computing environments.
– Proficient in RTL design and verification (Verilog, VHDL).
– Skilled in FPGA prototype development.
– Expertise in performance analysis and power efficiency optimization.
– Strong understanding of AI/Machine Learning algorithms.
– Knowledge of data center and cloud computing environments.
– Experience in integrated software and hardware design.
– Strong problem-solving skills and ability to work in a collaborative environment.
– Design and implementation of front-end architectures, including DC and STA.
– RTL design and verification using Verilog and VHDL.
– FPGA prototype development for Near Data Processing systems.
– Design and optimization of memory interface architecture.
– Architecture design and implementation of PCIe protocol.
– Chip architecture development and logic verification.
– Collaboration with cross-functional teams to ensure effective integration of designs.
– Proficient in RTL design and verification (Verilog, VHDL).
– Skilled in FPGA prototype development.
– Expertise in memory interface architecture design and optimization.
– Strong understanding of PCIe protocol architecture design and implementation.
– Experience in integrated software and hardware design.
– Strong analytical skills and ability to work collaboratively within a team.
Submit Applications to HR@SOTERIA-SYS.COM
Hi, this is a comment.
To get started with moderating, editing, and deleting comments, please visit the Comments screen in the dashboard.
Commenter avatars come from Gravatar.